<dec f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/include/core/gpuobj.h' l='48' type='int nouveau_gpuobj_new(struct nouveau_object * , struct nouveau_object * , u32 size, u32 align, u32 flags, struct nouveau_gpuobj ** )'/>
<def f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/core/nouveau_core_gpuobj.c' l='223' ll='243' type='int nouveau_gpuobj_new(struct nouveau_object * parent, struct nouveau_object * pargpu, u32 size, u32 align, u32 flags, struct nouveau_gpuobj ** pgpuobj)'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/dmaobj/nouveau_engine_dmaobj_nv04.c' l='109' u='c' c='nv04_dmaobj_bind'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/dmaobj/nouveau_engine_dmaobj_nv50.c' l='125' u='c' c='nv50_dmaobj_bind'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/dmaobj/nouveau_engine_dmaobj_nvc0.c' l='107' u='c' c='nvc0_dmaobj_bind'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/dmaobj/nouveau_engine_dmaobj_nvd0.c' l='93' u='c' c='nvd0_dmaobj_bind'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='391' u='c' c='nv50_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='396' u='c' c='nv50_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='401' u='c' c='nv50_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='455' u='c' c='nv50_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv50.c' l='460' u='c' c='nv50_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='352' u='c' c='nv84_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='357' u='c' c='nv84_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='366' u='c' c='nv84_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='371' u='c' c='nv84_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='423' u='c' c='nv84_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nv84.c' l='428' u='c' c='nv84_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nvc0.c' l='360' u='c' c='nvc0_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nvc0.c' l='905' u='c' c='nvc0_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nvc0.c' l='910' u='c' c='nvc0_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nvc0.c' l='919' u='c' c='nvc0_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nve0.c' l='395' u='c' c='nve0_fifo_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nve0.c' l='1096' u='c' c='nve0_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nve0.c' l='1101' u='c' c='nve0_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/fifo/nouveau_engine_fifo_nve0.c' l='1114' u='c' c='nve0_fifo_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_ctxnvc0.c' l='1215' u='c' c='nvc0_grctx_generate'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nv20.c' l='262' u='c' c='nv20_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nv25.c' l='150' u='c' c='nv25_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nv2a.c' l='117' u='c' c='nv2a_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nv30.c' l='151' u='c' c='nv30_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nv34.c' l='151' u='c' c='nv34_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nv35.c' l='149' u='c' c='nv35_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nvc0.c' l='77' u='c' c='nvc0_graph_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nvc0.c' l='90' u='c' c='nvc0_graph_context_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nvc0.c' l='1300' u='c' c='nvc0_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/graph/nouveau_engine_graph_nvc0.c' l='1305' u='c' c='nvc0_graph_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/nouveau_engine_falcon.c' l='179' u='c' c='_nouveau_falcon_init'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/engine/nouveau_engine_xtensa.c' l='132' u='c' c='_nouveau_xtensa_init'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nv50.c' l='128' u='c' c='nv50_bar_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nv50.c' l='134' u='c' c='nv50_bar_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nv50.c' l='140' u='c' c='nv50_bar_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nv50.c' l='155' u='c' c='nv50_bar_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nv50.c' l='167' u='c' c='nv50_bar_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nv50.c' l='194' u='c' c='nv50_bar_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nvc0.c' l='97' u='c' c='nvc0_bar_init_vm'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nvc0.c' l='102' u='c' c='nvc0_bar_init_vm'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/bar/nouveau_subdev_bar_nvc0.c' l='119' u='c' c='nvc0_bar_init_vm'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/instmem/nouveau_subdev_instmem_nv04.c' l='155' u='c' c='nv04_instmem_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/instmem/nouveau_subdev_instmem_nv04.c' l='166' u='c' c='nv04_instmem_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/instmem/nouveau_subdev_instmem_nv04.c' l='172' u='c' c='nv04_instmem_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/instmem/nouveau_subdev_instmem_nv40.c' l='121' u='c' c='nv40_instmem_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/instmem/nouveau_subdev_instmem_nv40.c' l='135' u='c' c='nv40_instmem_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/instmem/nouveau_subdev_instmem_nv40.c' l='143' u='c' c='nv40_instmem_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/vm/nouveau_subdev_vm_base.c' l='325' u='c' c='nouveau_vm_map_pgt'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/vm/nouveau_subdev_vm_nv04.c' l='118' u='c' c='nv04_vmmgr_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/vm/nouveau_subdev_vm_nv41.c' l='127' u='c' c='nv41_vmmgr_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/core/subdev/vm/nouveau_subdev_vm_nv44.c' l='247' u='c' c='nv44_vmmgr_ctor'/>
<use f='src/src/sys/external/bsd/drm2/dist/drm/nouveau/nouveau_drm.c' l='265' u='c' c='nouveau_accel_init'/>
