/* regs below are bits 15:0 */