/* regs above are bits 15:0 */