/* Transmit and Receive Interrupt Mask Register (TRIMR) */