/* Transmit Interrupt Mask Register (TIMR) */