/* The upper enable bits are guessed, based on fglrx reported limits. */