/* Control and status register 0 (csr0) */