/* * Interrupt mask. Bit set indicates interrupt allowed. */