/* * Defines for the interrupt status register, only for the 90x[B] */