/** 915-945 and GM965 MCH register controlling DRAM channel access */