/* Maximum number of chains supported by any chipset. */