/* * DPA mode offset to per-port registers. */