/* * Controller does not handle cacheline residuals * properly on S/G segments if PCI MWI instructions * are allowed. */